

CLAIMS

What is claimed is:

- Sub A 1. An apparatus for controlling cell traffic in a switch platform, the
2 apparatus comprising at least one bidirectional first-in-first-out (FIFO) unit,
3 wherein each bidirectional FIFO unit comprises a first and a second
4 unidirectional FIFO buffer, wherein a cell size of the first and second
5 unidirectional FIFO buffers is programmable.
- SUB E 1 2. The apparatus of claim 1, wherein the first and second unidirectional
2 FIFO buffers each comprise asynchronous read and write ports.
- SUB B 1 3. The apparatus of claim 1, wherein a word size of the first and second
2 unidirectional FIFO buffers is programmable.
- SUB D 1 4. The apparatus of claim 1, wherein the at least one bidirectional FIFO
2 unit is coupled to write at least one cell from and read at least one cell to at
3 least one asynchronous transfer mode (ATM) interface, at least one frame
4 relay interface, at least one voice interface, and at least one data interface.
- 1 5. The apparatus of claim 1, wherein the first unidirectional FIFO buffer is
2 coupled to write at least one cell from an ATM interface.
- 1 6. The apparatus of claim 1, wherein the first unidirectional FIFO buffer is
2 coupled to write at least one cell from a frame relay interface.

1 7. The apparatus of claim 1, wherein the first unidirectional FIFO buffer is
2 coupled to write at least one cell from a voice interface.

1 8. The apparatus of claim 1, wherein the first unidirectional FIFO buffer is
2 coupled to write at least one cell from a data interface.

1 9. The apparatus of claim 1, wherein the first unidirectional FIFO buffer is
2 coupled to read at least one cell to at least one switch, wherein the at least one
3 switch handles cells from sources having a plurality of bandwidths.

1 10. The apparatus of claim 9, wherein the at least one switch is coupled to
2 route the at least one cell to an OC12 trunk line and to at least one service
3 module.

1 11. The apparatus of claim 10, wherein the at least one service module is
2 coupled to provide the at least one cell to at least one service subscriber using
3 T1, E1, T3, E3, OC3, and OC 12 ports.

1 12. The apparatus of claim 1, wherein the second unidirectional FIFO
2 buffer is coupled to read at least one cell to an ATM interface.

1 13. The apparatus of claim 1, wherein the second unidirectional FIFO
2 buffer is coupled to read at least one cell to a frame relay interface.

1 14. The apparatus of claim 1, wherein the second unidirectional FIFO
2 buffer is coupled to read at least one cell to a voice interface.

1 15. The apparatus of claim 1, wherein the second unidirectional FIFO
2 buffer is coupled to read at least one cell to a data interface.

1 16. The apparatus of claim 1, wherein the second unidirectional FIFO
2 buffer is coupled to write at least one cell from at least one switch, wherein
3 the at least one switch handles cells from sources having a plurality of
4 bandwidths.

1 17. The apparatus of claim 16, wherein the at least one switch is coupled to
2 route the at least one cell from an OC12 trunk line and from at least one
3 service module.

1 18. The apparatus of claim 17, wherein the at least one service module is
2 coupled to provide the at least one cell to at least one service subscriber using
3 T1, E1, T3, E3, OC3, and OC 12 ports.

1 19. The apparatus of claim 1, wherein the at least one bidirectional FIFO
2 unit comprises a diagnostic interface, wherein the diagnostic interface
3 supports a non-destructive read of the at least one bidirectional FIFO unit
4 while at least one cell is being written to and read from the at least one
5 bidirectional FIFO unit.

1 20. The apparatus of claim 1, wherein the at least one cell is written to the
2 second unidirectional FIFO buffer from the first unidirectional FIFO buffer
3 over a first enabled diagnostic loop.

1 21. The apparatus of claim 1, wherein the at least one cell is written to the
2 first unidirectional FIFO buffer from the second unidirectional FIFO buffer
3 over a second enabled diagnostic loop.

1 22. The apparatus of claim 1, wherein each unidirectional FIFO buffer
2 outputs a write port cell count, wherein a write port of each unidirectional
3 FIFO buffer outputs a status indicating space available in the unidirectional
4 FIFO buffer for at least one more cell.

1 23. The apparatus of claim 22, wherein at least one master bidirectional
2 FIFO unit ceases reading at least one cell to a unidirectional FIFO buffer of at
3 least one slave bidirectional FIFO unit in response to the write port cell count,
4 wherein the at least one master bidirectional FIFO unit disables at least one
5 switch from routing at least one cell to the at least one slave bidirectional
6 FIFO unit in response to the write port cell count, wherein the at least one
7 switch routes the at least one cell to another of the at least one slave
8 bidirectional FIFO units in response to the write port cell count.

1 24. The apparatus of claim 23, wherein the at least one master bidirectional
2 FIFO unit resumes reading the at least one cell to the second unidirectional
3 FIFO buffer of the at least one slave bidirectional FIFO unit in response to the
4 write port cell count, wherein the at least one master bidirectional FIFO unit
5 enables at least one switch to route at least one cell to the at least one slave
6 bidirectional FIFO unit in response to the write port cell count.

1 25. The apparatus of claim 1, wherein each unidirectional FIFO buffer
2 outputs a read port cell count, wherein a read port of each unidirectional FIFO

Ad Cont.

- 3 buffer outputs a status indicating space available in the unidirectional FIFO
4 buffer for at least one more cell

SUB E

- 1 26. The apparatus of claim 2, wherein the write port logic of each
2 unidirectional FIFO buffer is synchronous with a write clock.

- 1 27. The apparatus of claim 26, wherein the write clock operates at a
2 frequency substantially equal to 50 megahertz.

- 1 28. The apparatus of claim 26, wherein the read port logic of each
2 unidirectional FIFO buffer is synchronous with a read clock.

- 1 29. The apparatus of claim 28, wherein the read clock operates at a
2 frequency substantially equal to 21 megahertz.

- 1 30. The apparatus of claim 28, wherein the read clock operates at a
2 frequency substantially equal to 42 megahertz.

81862.P096

SUB A3

- 1 31. The apparatus of claim 1, wherein at least one invalid cell can be
2 discarded from each unidirectional FIFO buffer.

SUB E

- 1 32. The apparatus of claim 1, wherein the switch platform comprises two
2 switches.

SUB A3

- 1 33. The apparatus of claim 1, wherein the switch platform comprises at
2 least one service module and at least one cell bus controller, wherein the at
3 least one cell bus controller is coupled among the at least one service module

4 and at least one switch, wherein the at least one service module comprises at
5 least one slave bidirectional FIFO unit, and wherein the at least one cell bus
6 controller comprises at least one master bidirectional FIFO unit.

1 34. A network switch platform comprising:

2 at least one service module;

3 at least one cell bus controller coupled among the at least one service
4 module and at least one switch;

5 at least one bidirectional first-in-first-out (FIFO) unit located in the at
6 least one service module and the at least one cell bus controller, wherein each
7 bidirectional FIFO unit comprises a first and a second unidirectional FIFO
8 buffer, wherein a cell size of the first and second unidirectional FIFO buffers is
9 programmable;

10 at least one diagnostic interface, wherein the at least one diagnostic
11 interface supports a non-destructive read of the at least one bidirectional FIFO
12 unit while at least one cell is being written to and read from the at least one
13 bidirectional FIFO unit; and

14 at least one discard enable signal, wherein at least one invalid cell can
15 be discarded from the at least one bidirectional FIFO unit using the at least
16 one discard enable signal.

1 35. The network switch platform of claim 34, wherein the at least one
2 bidirectional FIFO unit is coupled to write at least one cell from and read at
3 least one cell to at least one asynchronous transfer mode (ATM) interface, at
4 least one frame relay interface, at least one voice interface, and at least one
5 data interface.

36. The network switch platform of claim 34, wherein the at least one cell is written to the second unidirectional FIFO buffer from the first unidirectional FIFO buffer over a first enabled diagnostic loop, wherein at least one cell is written to the first unidirectional FIFO buffer from the second unidirectional FIFO buffer over a second enabled diagnostic loop.

37. The network switch platform of claim 34, wherein each unidirectional FIFO buffer outputs a write port cell count, wherein a write port of each unidirectional FIFO buffer outputs a status indicating space available in the unidirectional FIFO buffer for at least one more cell, wherein each unidirectional FIFO buffer outputs a read port cell count, wherein a read port of each unidirectional FIFO buffer outputs a status indicating space available in the unidirectional FIFO buffer for at least one more cell.

38. The network switch platform of claim 34, wherein the first and second unidirectional FIFO buffers each comprise asynchronous read and write ports, wherein the write port logic of each unidirectional FIFO buffer is synchronous with a write clock, and wherein the read port logic of each unidirectional FIFO buffer is synchronous with a read clock.

39. The network switch of claim 34, wherein a word size of the first and second unidirectional FIFO buffers is programmable.

40. The network switch platform of claim 34, wherein the at least one bidirectional FIFO unit is coupled to read at least one cell to and write at least one cell from the at least one switch, wherein the switch handles cells from sources having a plurality of bandwidths.

41. The network switch platform of claim 34, wherein the at least one service module is coupled to receive at least one cell from and provide at least one cell to at least one service subscriber using T1, E1, T3, E3, OC3, and OC 12 ports.

42. A method for controlling cell traffic in a switch platform, the method comprising the step of transferring at least one cell among a plurality of ports having a plurality of bandwidths using a bidirectional first-in-first-out (FIFO) unit, wherein the bidirectional FIFO unit comprises a first and a second unidirectional FIFO buffer having a programmable cell size.

43. The method of claim 42, further comprising the step of programming the word size of each of the first and second unidirectional FIFO buffers.

44. The method of claim 42, wherein the step of transferring comprises the steps of:
synchronously writing the at least one cell from at least one port to the first unidirectional FIFO buffer; and
synchronously reading the at least one cell from the first unidirectional FIFO buffer to at least one switch, wherein the reading is asynchronous with the writing.

45. The method of claim 42, wherein the step of transferring comprises the steps of:
synchronously writing the at least one cell from at least one switch to the second unidirectional FIFO buffer; and

5 synchronously reading the at least one cell from the second
6 unidirectional FIFO buffer to the at least one port, wherein the reading is
7 asynchronous with the writing.

1 46. The method of claim 42, further comprising the steps of:
2 discarding at least one invalid cell from each unidirectional FIFO
3 buffer; and
4 executing a non-destructive read of the at least one bidirectional FIFO
5 unit while at least one cell is being written to and read from the at least one
6 bidirectional FIFO.

1 47. The method of claim 42, further comprising the steps of:
2 writing at least one cell to the second unidirectional FIFO buffer from
3 the first unidirectional FIFO buffer using a first enabled diagnostic loop; and
4 writing at least one cell to the first unidirectional FIFO buffer from the
5 second unidirectional FIFO buffer over a second enabled diagnostic loop.

1 48. The method of claim 42, further comprising the steps of:
2 outputting a write port cell count from each unidirectional FIFO buffer;
3 outputting from a write port of each unidirectional FIFO buffer a status
4 indicating space available in the unidirectional FIFO buffer for at least one
5 more cell;
6 outputting a read port cell count from each unidirectional FIFO buffer;
7 and
8 outputting from a read port of each unidirectional FIFO buffer a status
9 indicating space available in the unidirectional FIFO buffer for at least one
10 more cell.

